





DATA SHEET



4-Lane C-PHY Analyzer

C SERIES





© Introspect Technology, 2024 Published in Canada on April 9, 2024 EN-D002E-E-24100

INTROSPECT.CA



TABLE OF CONTENTS

Table of Contents

ntroduction	3
Overview	.3
Key Features	.3
Key Benefits	.4
Ordering Information	.4
eature Description	5
Complete C-PHY Receiver Implementation	.5
Protocol Analysis and Precision Time Stamps	.7
Hardware CRC Checking and Packet Error Rate Testing	.8
Advanced Trigger Modes	.9
Automation1	L3
hysical Description and Pinout1	5
pecifications1	7



Introduction

OVERVIEW

The SV3C-CPRX C-PHY Analyzer is an ultra-portable, high-performance instrument that enables exercising and validating MIPI C-PHY transmitter ports. Capable of analyzing any traffic and being completely data-rate agile, the C-PHY Analyzer includes complete hardware de-mapping and decoding, three-wire C-PHY CDR, and offers sophisticated capture and compare modes.

The C-PHY Analyzer operates using the highly versatile Pinetree software environment. This environment allows for automating transmitter tests such as BER or protocol timings.

This document includes electrical specifications. It also describes the block diagram of the C-PHY Analyzer and provides detailed information about the various measurement and operating modes. Please refer to Pinetree software documentation for additional operating instructions.

KEY FEATURES

- Parallel physical layer validation of MIPI C-PHY transmitters
- Protocol analysis for CSI-2, DSI, and DSI-2
- IP and software validation testing
- Interface test
- Plug-and-play system-level validation



KEY BENEFITS

- Any-rate operation across 4 simultaneous data lanes
- Complete C-PHY decode and de-map capability
- Protocol Analyzer suite for CSI-2, DSI, and DSI-2
- Precision time stamps to help understand each physical layer event
- Advanced triggering based on physical-layer and protocol-layer events
- Burst-mode and continuous mode analysis
- Multi-target BER (wire, wirestate, symbol, and data) and packet error rate testing
- Data streaming for FPGA-based protocol development
- State of the art programming environment
- Reconfigurable, protocol customization (on request)

ORDERING INFORMATION

TABLE 1: ITEM NUMBERS FOR THE SV3C-CPRX ANALYZER AND RELATED

PRODUCTS

PART NUMBER	NAME	KEY DIFFERENTIATORS
4585	SV3C-DPRX - SV3C D-PHY	Covers the MIPI D-PHY physical layer
	Analyzer Bundle	
4587	SV3C-CPRX - SV3C C-PHY	Covers the MIPI C-PHY physical layer
	Analyzer Bundle (this product)	
4590	SV3C-DPRXCPRX - SV3C Combo	Combo D-PHY and C-PHY capability
	C-PHY/D-PHY Analyzer Bundle	
4594	SV3C-DPRX Upgrade	Firmware and software license upgrade from
		4585 to 4590



Feature Description

COMPLETE C-PHY RECEIVER IMPLEMENTATION

The SV3C-CPRX is a complete, integrated, 4-lane C-PHY receiver providing the analog front-end circuitry for C-PHY as well as a complete protocol back-end. As shown in Figure 1, each lane contains low power (LP) threshold voltage detectors, dynamically controlled C-PHY termination resistors, and fully differential high-speed (HS) receivers. The real-time behavior of the CPRX enables broad acquisition capabilities on physical-layer and protocol-layer events as detailed in Figure 2. The figure illustrates two common setups for deploying the CPRX, which can be used as either a terminating receiver or to probe live links.











PROTOCOL ANALYSIS AND PRECISION TIME STAMPS

The SV3C-CPRX is a complete protocol analyzer for both camera and display serial interfaces. Either protocol can be selected within a single session, and the analyzer automatically adjusts its viewer displays based on the protocol being measured (Figure 3). At the same time, irrespective of the protocol, five viewers provide insight into PHY and protocol events while hyperlinks make for quick and intuitive navigation across the layers, namely:

- HS Bursts View each high-speed burst, by lane, with quick statistics of the time of arrival in nanoseconds, SYNC offset and captured wire states, symbols, and data integers in each
- CSI/DSI Packets Merged traffic from all lanes is shown as unique packets. Headers are decoded for easy, high-level viewing, and errors (header CRC, payload CRC, ECC) are automatically highlighted
- LP States Each LP state is captured along with its time of arrival and duration; this viewer is extremely effective for building a visualization of the physical layer events
- Frame Viewer Images are automatically reconstructed, even if incomplete, with details such as pixel format, virtual channel, and image dimensions

To enable the acquisition of high definition video streams under realistic traffic conditions, the SV3C-CPRX relies on event-based captures, assigning a time stamp to each pertinent event of the physical layer and protocol layer. This allows for optimized data storage and extremely efficient long-term data analysis. In terms of display, each viewer contains a column dedicated to the precision time stamps of a given burst, packet, LP event or frame. Correlating events in time makes it easy to identify anomalous transitions, unexpected short- or long-packets, and other physical layer perturbations, as depicted in Figure 3.





HARDWARE CRC CHECKING AND PACKET ERROR RATE TESTING

Another fundamental feature of the SV3C-CPRX C-PHY Analyzer is its hardware-based packet error-rate detector. Similar to traditional BER, the PERT enables the measurement of real C-PHY transmissions from CSI-2 generators or DSI/DSI-2 generators. As illustrated in Figure 4, the Analyzer detects and filters all signal waveforms and compares only the packet data transmitted between SOT and EOT, registering errors after the data has been merged between lanes, thereby comparing errors in packets rather than bits.





ADVANCED TRIGGER MODES

Figure 5 shows the user interface for defining the trigger mechanisms within the analyzer. At the highest level, the analyzer can be programmed to perform immediate captures (in which all data is measured irrespective of whether there are LP transitions or not) or burst-mode captures (Figure 6). The benefit of the immediate capture mode is that it allows for pattern learning and detecting multiple non-deterministic / non-repetitive packets. On the other hand, triggered captures offer a more focused view of C-PHY global timing parameters. In this mode, the C-PHY analyzer sets the termination resistors into automatic mode. Then, the analyzer waits for a valid LP to HS entry sequence before enabling a capture. If no valid HS-entry transition is detected, the capture returns an empty array. However, when a valid HS-entry transition is detected, the capture starts immediately.



Figure 5: Introspect's Pinetree GUI for the SV3C CPRX. Top left: Components, shows CSI, DSI and PHY data acquisition. Top right: Properties, showing CSI Data capture. Bottom: test procedure ready to execute a CSI Data Capture, then PERT.





Acquisitions and their depth are defined in time, by PHY events or by bytes of merged high-speed traffic. Figure 7 illustrates two methods of triggering acquisitions by PHY events. In Figure 7 (top), an acquisition begins on the first high-speed burst witnessed and completed after user-defined *N* bursts are recorded. In Figure 7 (bottom), a capture begins immediately and the analyzer records for a user-defined period of *N* nanoseconds. Figure 8 illustrates three examples of triggering acquisitions on merged, high-speed data. The CPRX supports one to four data lanes and independently merges and monitors bytes. Acquisition start is user-defined as the first event observed: (a) error within a packet header, (b) variable data type identifier, here chosen as 0x01 and (c) frame start packet (CSI only). The depth of the acquisition for each is arbitrarily chosen according to the number of *N* received: (d) bursts, (e) bytes and (f) frame end packets.







Figure 7: Illustration of two PHY-based acquisitions. Above, recording is triggered on first observed burst and depth is determined by user-defined N bursts. Below, acquisition begins immediately, and depth is for a user-defined period of N nanoseconds.



Finally, for completeness, Table 2 and Table 3 provide a list of trigger mechanisms that are available in the analyzer.



TRIGGER CONDITON	ТҮРЕ	TRIGGER DESCRIPTION
anyBurst	РНҮ	the first high-speed burst witnessed over any data lane
immediate	Time-base	time-base acquisition, beginning immediately when run
lpSequence	РНҮ	user-defined sequence of LP states, e.g. "111,001,000" reflects a proper LP-HS entry sequence
anyError	CSI, DSI	the first error is registered: header, CRC or payload
hsDataTypeSequence	CSI, DSI	user-defined integer value to be identified in a packet header
headerError	CSI, DSI	protocol layer, the first error recognized in a packet header
payloadError	CSI, DSI	protocol layer, the first error recognized in a packet payload
frameStart	CSI	CSI-only, any packet with header data type 0x00 indicating the beginning of a frame
verticalSyncStart	DSI	DSI-only, any packet with header data type 0x01 indicating the beginning of a frame
dataType	CSI, DSI	protocol layer, data type to trigger on which can be either HS or LP

TABLE 2: CPRX METHODS FOR TRIGGERING A C-PHY ACQUISITION



TABLE 3: UNITS AVAILABLE FOR DEFINING DEPTH OF AN ACQUISITION,

ACCOMPANIED WITH A USER-DEFINED VALUE

POSTTRIGGERTYPE	ТҮРЕ	DESCRIPTION
durationInNs	Time-base	time-base acquisition, defined in nanoseconds
numberOfBursts	РНҮ	the total number of unique bursts acquired, across all data lanes
numberOfBytes	РНҮ	the total number of bytes recorded between SOT and EOT of all bursts
numberOfLpCommands	РНҮ	the first error is registered: header, CRC or payload
numberOfLpStates	РНҮ	number of unique LP states, e.g. "111,001,000" would be 3
numberOfFrameEnds	CSI	protocol layer, the number of frame-end packets recorded
numberOfVerticalSyncStarts	DSI	protocol layer, the number of packets with data type identifier 0x01

AUTOMATION

The SV3C-CPRX C-PHY Analyzer is operated using the award-winning Pinetree software, a Python-based scripting environment. Shown in Figure 9, it includes a comprehensive suite of components and methods for executing capture and analysis of C-PHY transmissions, and a canvas for automating test procedures and rich analysis. The Python library is open, and an optional .NET DLL library provides access for integration with DUTs, other test equipment using Python, or alternative programming languages.







Physical Description and Pinout

Figure 10 shows a diagram of the SV3C-CPHY with physical ports.





TABLE 4: LISTING OF SV3C-CPRX C-PHY CONNECTORS

PORT / INDICATOR NAME	CONNECTOR TYPE
Ref Clock In	SMP Differential Pair
Ref Clock Out A	SMP Differential Pair
Ref Clock Out B	SMP Differential Pair
Rx Lane Trios 1 – 4	MXP
USB Port	USB
Power Switch / Connector	-

TABLE 5: MAPPING OF SV3C-CPRX C-PHY MXP LANE TRIOS

1 9]	CONNECTOR PIN NUMBER	CORRESPONDING RX LANE TRIOS
3 11		1,2,3	Lane 1 A, B, C
4 12 5 13		9,10,11	Lane 2 A, B, C
6 14 7 15		4,5,6	Lane 3 A, B, C
8 16		12,13,14	Lane 4 A, B, C



Specifications

TABLE 6: GENERAL SPECIFICATIONS

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Application / Protocol Support Physical layer interface MIPI protocol	C-PHY CSI- 2/DSI/DSI-2		
LP/HS Handling	Automatic		Tester automatically detects LP and HS data
Ports			
Number of Receiver Lanes	4		
Number of Dedicated Clock Outputs	2		Separate clock for providing reference to the DUT
Number of Dedicated Clock Inputs	1		Used as external Reference Clock input
Number of Trigger Input Pins	3		Armed in software to trigger the start of specific measurements
Number of Flag Output	3		Armed in software to flag test
Pins			completion or pass/fail criteria
Data Rates and Frequencies			
Minimum Data Rate	80	Msps	
Maximum Data Rate	3.125	Gsps	
Minimum External Input Clock Frequency	10	MHz	
Maximum External Input Clock Frequency	250	MHz	
Supported External Input			LVDS (typical 400 mVpp input)
Clock I/O Standards			LVPECL (typical 800 mVpp input)



			Note: internal clock termination is 50 ohms to 1.275 V. AC coupling is acceptable.
Minimum Output Clock Frequency	10	MHz	
Maximum Output Clock Frequency	250	MHz	
Output Clock Frequency Resolution	1	kHz	
Supported External Input Clock I/O Standards			Support for LVDS, LVPECL, CML, HCSL, and CMOS. Note: output clock is DC coupled.
Minimum LP State Period	50	ns	



TABLE 7: RECEIVER CHARACTERISTICS

PARAMETER	VALUE	UNITS	DESCRIPTION AND
Input Coupling			
Input Impedance	50	Ω	
	Hi-Z	Ω	
HS Performance			
Minimum Datastable	00	·····	Specified on 2 × 45 m/ single
Differential Voltage	90	mv	and a VOD described in C
Differential voltage			
Maximum Allowable	500	mV	
Differential Voltage	500	111 V	
Resolution Enhancement &			
Equalization			
Minimum DC Gain	0	dB	
Maximum DC Gain	8	dB	
DC Gain Control	Per-receiver		
Equalization Control	Per-receiver		
Timing Generator Performance			
Resolution at Maximum Data	7.8125	mUl	
Rate			
Differential Non-Linearity	+/- 0.5	LSB	
Error			
Integral Non-Linearity Error	+/- 5	ps	
Range	+/- 2	UI	
LP Voltage Threshold Controls			
Minimum Programmable	-100	mV	
Threshold Voltage	100	IIIV	
Maximum Programmable	1500	mV	
Threshold Voltage	1000		
Threshold Voltage	1		
Resolution			
Threshold Voltage Accuracy	Larger of 5.0 mV		
	or 2.0 % of		
······································	or 2.0 % of		



	programmed value		
Global Timing Parameters			
Minimum Pre-Begin Duration (termination forced)	28	Symbol	2.5 Gsps, 50 ns LP001 duration, 38 ns LP000 duration
Minimum Pre-Begin Duration (termination automatic)	28	Symbol	2.5 Gsps, 100 ns LP001 duration, 38 ns LP000 duration
Minimum LP001 Duration	50	ns	
Minimum LP000 Duration (T3-Prepare)	38	ns	

TABLE 8: CLOCKING CHARACTERISTICS

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Internal Time Base			
Number of Internal	1		
Frequency References			
Frequency Resolution of	1	Kbps	
Programmed Data Rate			

TABLE 9: PATTERN HANDLING CHARACTERISTICS

PARAMETER	VALUE	UNIT S	DESCRIPTION AND CONDITIONS
Preset Patterns			
Standard Built-In Patterns	PRBS.5		
	PRBS.7		
	PRBS.9		
	PRBS.11		
	PRBS.13		
	PRBS.15		



	PRBS.18 PRBS.23		
	PRBS.31		
Pattern Choice per Receive	Per-		
Channel	receiver		
User-programmable Pattern Memory			
Individual Expected Pattern	Per-lane		
Total Memory Space for	4	GByte	
Expected Patterns			
BERT Characteristics			
Maximum Packet Size	$2^{32} - 1$		
Maximum Number of	$2^{32} - 1$		
Packets			
Maximum Number of	$2^{32} - 1$		
Repeats			
Maximum Time Between	1	ms	
SYNC Words in Burst Mode			
Minimum Time Between	20 x 7	UI	Separate from above 16 segments.
SYNC Words in Burst Mode			'
Capture Memory Depth	262,144	Wire	Additional capture memory is under
		States	development.
Additional Pattern Characteristics			
C-PHY Decoder &	Per Lane		
Demapper			
Escape Mode Command	Per Lane		
Detection			



REVISION NUMBER	HISTORY	DATE
1.0	Import from internal documentation	November 10, 2014
1.1	Updated lane count, data rate	November 20, 2014
1.2	Modified description of termination system, updated reference clock and preamble specifications, included description for streaming applications and pinouts.	February 6, 2015
1.3	Updated document template	June 1, 2015
1.4	Modified product description and updated technical specifications	December 1, 2017
1.5	Updated copyright information	August 25, 2021
1.6	Updated template	October 6, 2021
1.7	Removed Built-In Wire State Streaming section	April 9, 2024

The information in this document is subject to change without notice and should not be construed as a commitment by Introspect Technology. While reasonable precautions have been taken, Introspect Technology assumes no responsibility for any errors that may appear in this document.



© Introspect Technology, 2024 Published in Canada on April 9, 2024 EN-D002E-E-24100

INTROSPECT.CA